Verification Engineer
- CKsystems באיזור: נס ציונה
תיאור:
The candidate will learn new standards, protocols and features and find the best innovative ways to implement it with highest quality. Verification at full chip level and unit level using state of the art verification tools for generation, assertion, and coverage * DFT design and verification * ATPG, AC scan, and ATE pattern generation
דרישות:
> B.Sc in electronics / computer engineering / computer science
> 1 – 5 years of proven verification experience
> System Verilog or Specman-E experience – must
> Communication systems knowledge – advantage
> Creative and Service provider abilities
> fast learning areas and issues
> Ability to work on a dynamic and on several tasks
משרות אחרונות ב CKsystems
07-10-2011
משרות חמות
נצפה :64 פעמים
twitter
